View TSS-IO16-E_5707078.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

rev. b - june. 07, 2000 1 tssio16e van peripheral circuit - 16 inputs-outputs 1. features l management of 16 inputs-outputs (16-bit or two 8-bit configurable ports) l van protocol v4.0 l 3 external wired address l safety mode in case of transmission loss l automatic adaptation to speed of bus from 8kts/s to 250kts/s l cmos 0,5 m m, io cmos ttl compatible l internal power-on-reset l internal ring oscillator from 10 to 40mhz (for internal clock) l 500khz oscillator with external rc network (for safety mode clock usage) l supply voltage 5v 10% l typical power consomption 4ma l so28 package 2. general description / block diagram the block diagram given below shows the organization of the circuit as two blocks: the van controller (block 1), and the groups of specific functions (block 2) relative to the tssio16e. these are based on management of 16 inputs-outputs grouped together to form two 8-bit bi-directional programmable ports: port a and port b. the circuit thus ensures double exchange of information with the van bus (via the line interface) on the one hand and the active environment on the other. figure 1. the bus data is supplied to the circuit (after shaping by the line transmitter/receiver) through 3 input lines rxd0, rxd1 and rxd2 selected one after another when communication on one of the lines is defective (line diagnosis system). operation outside of the rxd0 line is referred to as in degrated mode . if perturbations persist in reception the circuit switches to the safety mode (int = 1) which, by default, ensures safety functions by activating or inhibiting external circuitry. two control and status 8-bit registers, are used respectively for setting operation to a given configuration, and for diagnosing the state of the circuit. the write and read modes of ports a and b are determined by decoding the local address of the identifier field in the van frame. line interface van controller specific functions active environment block 1 block 2 safety mode code external address tssio16e http://www..net/ datasheet pdf - http://www..net/
2 rev. b - june. 07, 2000 tssio16e the behaviour of each port can be configured by three registers: data, ddr (data direction register) and opt (option register). external address decoding by 3 pins produces 8 tssio16e circuits on the same bus. 3. pinout / package the pinout of the circuit is given below. the package is so28 (figure 2). figure 2. table 1. pin name i/o description 13, 14, 15, 16, 17, 18, 19, 20 pa[0..7] i/o port a, 8 bi-directional bits, ttl compatible, schmitt trigger 22, 23, 24, 25, 26, 27, 28, 1 pb[0..7] i/o port b event type, 8 bi-directional bits, ttl compatible, schmitt trigger 2 h500 i/o safety mode clock connection to ground or connection of a rc dipole for 500khz oscillator. 3 tstb i in application, this input is tied to 1. in test mode, this input is tied to 0. ttl compatible with pull-up. 4 ad1 i external wired address - ttl compatible. 5 ad2 i 6 ad3 i 7 rxd1 i receives output of comparator controlled by the data signal from the interface circuit. ttl compatible 8 rxd2 i receiving the output of the comparator driven by the data_b signal of the interface circuit. ttl compatible. 9 rxd0 i receives the comparator output driven by the differential ( data signal - data_b ).of the interface circuit. ttl compatible. 12 int o interrupt. used to generate an external active safety mode. ttl compatible. 11 txd o drives the line interface circuit. ttl compatible. 10 vss ground. 21 vdd external power supply. http://www..net/ datasheet pdf - http://www..net/
rev. b - june. 07, 2000 3 tssio16e 4. functional features 4.1 content of identifier field the tssio16e circuit identifier field is structured as shown below. figure 3. the local address consists of bits i1, i2 and i3 of the identifier field for the van frame addressing the circuit, the bit i1 indicates reading or writing. the table below gives the significance of these bits. 4.2 addressing of ports a and b and of command and status registers the specific functions of the circuit are activated by the selection of one or two ports depending on the local address decoding (see 4.1) as contained in the identifier field of the van frame received by the circuit and by the content of the data bytes for this frame. 4.2.1 local address 0 and 1 writing and reading of these registers are described in paragraph 4.4. the writing of the command register uses a single data byte. the reading of the status register sends a data byte to rank 16. 4.2.2 local address 2 and 3 table 2. i3 i2 i1 local address action 0 0 0 0 writing of van control register 0 0 1 1 reading of van status register (rank 16) 0 1 0 2 writing of port a 0 1 1 3 reading of port a (rank 16) 1 0 0 4 writing of port ab 1 0 1 5 reading of port ab (rank 16) 1 1 0 6 writing of port b 1 1 1 7 reading of port b (rank 16) i3 i2 i1 writing of the command register 000 reading of the status register 001 i3 i2 i1 writing of port a 010 external wired address identifier field (undecoded) local address http://www..net/ datasheet pdf - http://www..net/
4 rev. b - june. 07, 2000 tssio16e the writing of port a must be carried out with 1, 2 or 3 data bytes, otherwise the frame will not be acknowledged and not taken into consideration. if writing uses a single byte, the port will be set as output and output the data_a value. the automobile environment is thus affected by interference (possibility of deprogramming), it is advisable to write to ports a and b systematically using 3 bytes. a read frame rank16 at local address 3 recovers the data byte present on port a wether the direction is input or output. 4.2.3 local address 4 and 5 a write frame for port a and b contains 6 bytes. the management of the data, ddr and opt bytes is the same as in the case of port a alone. opt_b register must be forced to 0. a read frame (rank 16) at local address 5 recovers of two data bytes present on port a and b wether the direction is input or output. 4.2.4 local address 6 and 7 in the same way as for port a, port b is write-accessible by frames 1, 2 or 3 data bytes. the read mechanism for port b is identical to that of port a. data_a or data_a ddr_a or data_a ddr_a opt_a data_a : output byte value for port a. ddr_a : defines, bit by bit, the direction of the i/o pins for port a (0 = input, 1 = output). opt_a : unused register, this register must be forced to 0. i3 i2 i1 reading of port a 011 i3 i2 i1 writing of port a and b 100 data_a ddr_a opt_a data_b ddr_b opt_b i3 i2 i1 reading of port a and b 101 i3 i2 i1 writing of port b 110 i3 i2 i1 reading of port b 111 http://www..net/ datasheet pdf - http://www..net/
rev. b - june. 07, 2000 5 tssio16e 4.3 programming and structure of port a and b table below summarizes the programming of a port for the corresponding bits in the data, ddr and opt bytes, and shows the structural organization of the logic ports. 4.4 command and status registers these two specialized registers ensure command and monitoring functions as follows: l lines management according to a line diagnosis carried out constantly. this line diagnosis analyzes the transmission state and allows a choice of the rxd0, rxd1, rxd2 inputs depending on some of the time- outs (sto, mto, lto and slto); l accesses management to common peripherals shared by several circuits. these registers have the following structure: figure 4. 4.4.1 management of rxd0, rxd1, rxd2 lines and common access to peripherals the purpose of line diagnosis is to find a line that operates before exiting from normal mode to enter safety mode. this diagnosis is covered by events or time-outs with which the time-outs are associated. table 3. opt_x(n) ddr_x(n) data_x(n) programming of pin n of port x 0 0 0 logic input 0 0 1 forbidden case (even input) 0 1 0 logic output set to 0 0 1 1 logic output set to 1 1 x x forbidden case bi-directional access b b pb[n] pa[n] protection bit or occupation flag surveillance or mode bit user module number selection/status input lines http://www..net/ datasheet pdf - http://www..net/
6 rev. b - june. 07, 2000 tssio16e the duration of the time-out depends from the internal oscillator which varies in a ratio of 1 to 5. the implementing of the 500khz external rc oscillator dedicated to the safety mode permits more accurate time delays, for example: rext = 8.66k w 5% and cext = 1nf 5%. the tolerances on r and c include all drifts (temperature, ageing...). 4.4.1.1 line diagnosis operation the below shows the mechanism for changing to the safety mode. exit from the safety mode must be managed by the application. figure 5. note: fr7 status corresponds to the detection of an activity on the lines. 4.4.1.2 bits b0, b1 and b2 the 3 low significant bits of the command register define the input line and its mode of use. the 3 low significant bits of the status register inform about the componants status (line selected by the application) and the possibility of using other lines. table 4. sto short time-out: the bus remains in a dominant state for a period of time incompatible with the definition of the frames. mto medium time-out: absence of coherent frame on van bus lto long time-out: no coherent frame addressing the circuit slto super long time-out: 4 tol table 5. relative 500 khz external oscillator duration min typ max min typ max sto (ms) t/16 30 62.5 75 13 62.5 132 mto (ms) t/4 200 250 300 90 250 525 lto (ms) t 900 1000 1150 400 1000 2100 slto (ms) 4 t 2700 4000 4650 1200 4000 8400 after reset coherent frame van bus normal or degraded mode safety mode conform definitions' frame sto or mto or lto sto or mto or lto sto or mto or lto 7 transitions on rxi 7 transitions on rxi 7 transitions on rxi sto sto sto lto slto http://www..net/ datasheet pdf - http://www..net/
rev. b - june. 07, 2000 7 tssio16e the "triple sampling correct" function (rxd0 = rxd1 = rxd2) is defined by the logic condition: e = (rxd0 x rxd1 x rxd2) + (/rxd0 x /rxd1 x /rxd2) 4.4.1.3 bit b3 bit b3 is used for activating or inhibiting line surveillance. active surveillance: default status. inhibited surveillance: no more possibility to switch safety mode. then, int pin delivers an interruption at the end of each identi?ed frame adressing the system. 4.4.1.4 bits b4, b5, b6 and b7 bits b6, b5 and b4 form an address giving the user module number (see example below). bit b7 is a protection bit which enables or disables access to the peripheral. table 6. b2 b1 b0 input line selection mode command register input line selection status status register 0 0 0 automatic, initialized on rxd0 rxd0 / triple sampling incorrect 0 0 1 automatic, initialized on rxd1 rxd1 / triple sampling incorrect 0 1 0 automatic, initialized on rxd2 rxd2 / triple sampling incorrect 0 1 1 automatic transparent mode triple sampling incorrect 1 0 0 forced to rxd0 rxd0 / triple sampling correct 1 0 1 forced to rxd1 rxd1 / triple sampling correct 1 1 0 forced to rxd2 rxd2 / triple sampling correct 1 1 1 forced to rxd0 with rxd0 = rxd1 = rxd2 triple sampling correct l automatic mode rdxi: successive use of lines rxd0, rxd1, rxd2, starting from rdxi. l automatic transparent mode: no effect on line selection mode, allows modification of bits from b7 to b3 without modifying the selected line l forced mode: line unchanged in spite of presence of time-out. table 7. b3 command status 0 active surveillance circuit in normal mode 1 inhibited surveillance circuit in safety mode 14/16 ts 1 ts rxdi int http://www..net/ datasheet pdf - http://www..net/
8 rev. b - june. 07, 2000 tssio16e table 8. note: whatever the status mode, it is always possible to write into the command register. 4.5 state on power on and safety mode this table indicates the state of ports a and b and the int pin on power on and changeover to the safety mode. in power on mode the command register is initialized to 0. l selection of rdx0 acces in automatic mode, l line diagnosis activated, l access free peripheral. 4.5.1 condition for enter in safety mode (see figure 5) 4.5.2 condition for exit from safety mode writing of port a is a way of exiting from the safety mode. pin int returns to 0. b7 b6 b5 b4 command status 0 module the peripheral becomes free of access the peripheral is free of access 1 the peripheral becomes busy with a module which address is b6 b5 b4 the peripheral is busy with a module of address b6 b5 b4 example: case of a lcd display with a tssio16e shared simultaneously by car radio and vehicle computer. in this case, the car radio (b7 = 1) inhibits access to the display line until the full message is displayed. this access control strategy is only meaningful if the computer (car radio or on-board computer) wants access to the peripheral (display) and reads the control register to ensure that the peripheral is available. writing to the port is never inhibited. figure 6. table 9. power-on safety mode port a high z high z port b high z unchanged int pin 0 1 l after reset: in the absence of writing or reading in the circuit for a slto l during operation: in the presence of coherent frames but the absence of reading or writing in the circuit for a lto car radio van lines van lines vehicle computer lcd display with tssio16e http://www..net/ datasheet pdf - http://www..net/
rev. b - june. 07, 2000 9 tssio16e 5. wiring of pin h500 (safety mode clock) 6. electrical characteristics 6.1 consumption the consumption in the -40?c / +125?c range, whatever the van speed is, is given in the following table: table 10. 6.2 i/os description the electric characteristics of the inputs-outputs are specified below. they are given for vdd = 5v 10% in the -40?c / +125?c temperature range. after reset and 32 clock periods, the safety mode clock switches automaticaly from internal oscillator to external clock h500. for greater precision on safety mode temporarisations and on line diagnosis, connect a rc dipole. ex: (rext = 8.66k w and cext = 1nf) to pin h500 in accordance with opposite figure. it must be connected to ground in case its not used. figure 7. symbol description typ max unit test conditions idd power supply current 412ma vdd = 5v ports a and b not loaded http://www..net/ datasheet pdf - http://www..net/
10 rev. b - june. 07, 2000 tssio16e cmos input buffer ttl compatible with pull-up (pwdf123iotst) pins ab tstb see protection in 5.3 l h hi-z l h h dc characteristics symbol description min max unit test conditions vil-ttl input low voltage 0.8 v vcc=4.5v vih-ttl input high voltage 2.2 v vcc=5.5v iil input leakage at low level 137 400 m a vcc=5.5v iih input leakage at high level 13 m a vcc=5.5v isur transitory overcurrent of 1/10 of time 2.5 5 ma ma during 500ms max during 5 ms max anddc=1ma cmos input/output buffer ttl compatible (pwdf000iotst) pins cen a b pa[7..0] pb[7...0] x x x l h l l l h h l h hi-z l h l h x l h ab rxd[2...0] ad[3...1] l h l h int ab l h l h txd en a b l h h k l h hi-z l h r24k http://www..net/ datasheet pdf - http://www..net/
rev. b - june. 07, 2000 11 tssio16e dc characteristics symbol description min max unit test conditions vil_ttl input low voltage 0.8 v vcc=4.5v vih_ttl input high voltage 2.2 v vcc=5.5v vol output low voltage 0.4 0.6 v v iol=3ma iol=6ma voh output high voltage 2.4 v ioh=6ma iil input leakage at low level 5 m a vcc=5.5v iih input leakage at high level 5m a vcc=5.5v iozl output leakage in high z in low level 5 m a vcc=5.5v iozh output leakage in high z in high level 5 m a vcc=5.5v ios short-circuit current iosn iosp 48 36 ma ma max duration: 1 sec en=h vout=vcc vout=vcc v tension area transitorily tolerated vss-0.5 vcc+0.5 v isur transitory over current of 1/10 of time 2.5 5 ma ma during 500 ms max. during 5 ms max. and dc = 1 ma rc 500khz oscillator (pwdosc500c5v) pins eao h500 h l l x l h fout l h ac/dc characteristics min typ max unit test conditions current consomption 400 1200 m a temperature range -40 +125 oc oscillator frequency range 400 500 600 khz rext = 8.66k w , cext = 1nf cyclic ratio range 40 50 60 % e = high http://www..net/ datasheet pdf - http://www..net/
12 rev. b - june. 07, 2000 tssio16e 6.3 internal clock the internal clock is the main clock which controls all the state machines. it can be the safety mode clock if the external clock h500 is connected to ground. it is generated by a ring oscillator which frequency is given by this table: 6.4 diagram of input protections the protections types are: figure 8. min typ max temperature -40 o c25 o c 125 o c frequency 10mhz 22mhz 40mhz 1kohm the triac t1 is activated by the substract current of transitor t2 when the pad tension strongly increases (esd pulse). http://www..net/ datasheet pdf - http://www..net/
rev. b - june. 07, 2000 13 tssio16e 7. operating environment 7.1 power supply voltage l nominal power supply voltage: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5v l operating power supply voltage: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5v 10% l extreme power supply voltages not causing destruction: . . . . . . . . . . . . . . . . . . . . . . -0.5v / +6v 7.2 temperature range l operating temperature:. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40?c / +125?c l storage temperature: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65?c / +150?c 7.3 electrostatic discharge l esd protection (according to method aec-q100-002 rev c): . . . . . . . . . . . . . . . . . . . . . . . 2kv 7.4 overvoltages the inputs-outputs are protected internally against overshoot and undershoot by clamping diodes. 7.5 latch-up inputs-outputs are immunized to latch-up according to iea/jesd78 norm (equivalent to aec-q100-004rev c). the maximum injected garanteed power is 50mw. 7.6 shortcuts the outputs are protected against shortcuts for a maximal period of 1 second. http://www..net/ datasheet pdf - http://www..net/
14 rev. b - june. 07, 2000 tssio16e 8. typical application 8.1 examples of use 8.1.1 headlight control (writing of port pa5) frame sent by central processing unit: 8.1.2 blinkers status (reading of port pb2 - transmission rank 16) the tss io16e takes over on rtr bit of the com field: x i11 i10 i9 i8 i7 i6 i5 i4 i3 i2 i1 i0 ext com iden data_a ddr_a r/w rtr 5 4 5 4 xx1 1111 1 11 1 000010 0 x i11 i10 i9 i8 i7 i6 i5 i4 i3 i2 i1 i0 ext data_b com iden r/w rtr frame transmitted by the master 2 xxx 1111 1 11 011 01 0 in frame response http://www..net/ datasheet pdf - http://www..net/
rev. b - june. 07, 2000 15 tssio16e 8.2 circuit diagram figure 9. notes: - the use of the int pin defines the application status in safety mode - int can only work on port a (configured for high impedance in safety mode) - the unused ports pax and pbx must be connected to ground or to vcc via a serial resistance in order to polarize those inputs and avoid a conflict (shortcut) in case of an output configuration. position light low beam headlights high beam headlights horn stop fog lights blinkers hood contact side position lights passive back-up tssio16e +12v +5v lignes transmitter/ receiver 1k 1.5k +12v +12v +5v active http://www..net/ datasheet pdf - http://www..net/
16 rev. b - june. 07, 2000 tssio16e 9. ordering information tssio16e-tisa so28 package tssio16e-tira so28 package tape and reel http://www..net/ datasheet pdf - http://www..net/

▲Up To Search▲

Price & Availability of TSS-IO16-E

	To Download TSS-IO16-E Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .